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Abstract— Quadrature Σ∆ ADCs require a feedback path for
both the I and the Q part of the complex feedback signal. If two
separated multibit feedback DACs are used, mismatch among
the unit DAC elements leads to additional mismatch noise in the
output spectrum as well as an unbalance between the I and Q
DAC. This paper proposes a new quadrature bandpass mismatch
shaping technique. In our approach the I and Q DACs are
merged into one complex DAC, which leads to near-perfect I/Q
balance. To select the unit DAC elements of the complex, multibit
DAC, the well-known tree structured element selection logic is
generalized toward a complex structure and necessary conditions
for its correct operation are derived. Finally, a very efficient
first-order quadrature shaper implementation is proposed and
simulations show the effectiveness of the quadrature bandpass
mismatch shaping technique.
I. INTRODUCTION
Nowadays, many wireless communication systems use low-
IF receivers (Fig. 1) [1], [2]. Such receivers consist of an
antenna, an analog part, an analog-to-digital converter (ADC)
and a digital signal processor (DSP). The analog part is
made up of a filter, an amplifier and two mixers that are
driven by LO clocks having a 90◦ phase difference. The
quadrature mixer demodulates the received radio frequency
(RF) signal to an in-phase (I) and a quadrature (Q) signal at
low intermediate frequency (IF). In order to end up with a
flexible receiver, functions such as channel selection need to
be shifted into the digital domain. Since the performance of
the ADC will determine which functions are implemented with
analog circuitry and what functionality is done in the DSP, the
ADC is becoming a critical part of the receiver architecture.
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Fig. 1. Low-IF receiver architecture.
II. MULTIBIT QUADRATURE BANDPASS Σ∆ ADC
A quadrature bandpass (QBP) Σ∆ ADC is well suited for
the use in low-IF receivers. Instead of digitizing the analog I
and Q signals separately with two bandpass ADCs, it performs
directly the complex analog-to-digital conversion of the analog
I and Q signals. Moreover, in order to achieve the same
performance, the QBP Σ∆ ADC uses only half the integrators
compared to the traditional bandpass solution [2]. This results
in power- and area saving. The architecture of most QBP
Σ∆ modulators is shown in Fig. 2. It consists of a complex
loopfilter, two real quantizers and two real feedback digital-
to-analog converters (DACI and DACQ).
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Fig. 2. A multibit quadrature bandpass Σ∆ ADC
In many applications, multibit Σ∆ ADCs are used instead
of single bit converters. On the one hand, multibit ADCs
can achieve much higher performance because they allow
a more aggressive noise transfer function. Also, since the
output of the modulator more closely resembles the desired
output, it contains much less out-of-band noise. On the other
hand however, multibit Σ∆ ADCs need a multibit DAC in
their feedback path. Since any feedback DAC error is added
to the modulator input, the required matching precision is
of the order of the desired precision of the overall data
converter and this is often beyond the practical limits of
present VLSI technology [3]. To reduce the negative effects
of these mismatches, dynamic element matching is used in
the DAC. These mismatch-shaped DACs use digital signal
processing techniques to cause most of the error’s energy to
reside outside the signal band.
Although the implementation of Fig. 2 is used for multibit
QBP Σ∆ ADC [1], [2], we will show in the next section that
the use of a separate DAC for the I and Q path results in a
major performance degradation. Therefore, in Section IV, the
concept of a complex DAC is explained which paves the way
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to section V where the new QBP mismatch shaping technique
is presented. In the last section a special case, the first order
fs/4 QBP shaped DAC, will be discussed and simulated.
Simulation results confirm the effectiveness of our technique.
III. TWO REAL MULTIBIT DACS
A common technique for multibit DACs consists of com-
bining unit DAC elements to form the output of the multibit
DAC [3]. The architecture of such a multibit DAC is shown
in Fig. 3. Each unit DAC element can generate two different
analog outputs yi depending on whether its input bit xi is high
or low. To represent every input sample x[n] ∈ [0, 1, ..., 2b],
N = 2b unit DAC elements are needed. Each of these unit
DAC elements can be addressed by the Element Selection
Logic (ESL). One of the tasks of the ESL is to decompose
each input sample x[n] into N output bits xi[n] = {0, 1} such
that the sum of the N bits equals x[n]:
N∑
i=1
xi[n] = x[n] (1)
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Fig. 3. A real multibit DAC with ESL.
Component mismatches, which are inevitably introduced
during circuit fabrication, cause the unit DAC output levels
to deviate from their ideal values. The unit DAC elements,
with nominal value normalized to one, then operate according
to:
yi[n] =
{
1 + i if selected (xi[n] = 1)
0 if unselected (xi[n] = 0)
(2)
Here, i is the static mismatch error of the ith unit DAC. As
shown in [3] for a real DAC, in case of component mismatches,
the overall DACI output yI [n] and the overall DACQ output
yQ[n] has the form
yI [n] = kIxI [n] + eI [n]
yQ[n] = kQxQ[n] + eQ[n]
(3)
where kI and kQ indicate the constant linear gain error. The
DAC mismatch noises eI [n] and eQ[n] group all nonlinear
errors. The constants kI and kQ depend only on the static
mismatch errors of the DACI resp. DACQ bank [3]. Since
these two banks contain different unit DAC elements, the
constants kI and kQ will in general be unequal. This inequality
in the linear gain error of the I and Q feedback DAC is
denoted as path mismatch. The overall effect of path mismatch
becomes clear by rewriting eq. (3):
y[n] = yI [n] + jyQ[n]
= kIxI [n] + jkQxQ[n] + eI [n] + jeQ[n]
= kI+kQ2 x[n] +
kI−kQ
2 x
∗[n] + e[n]
(4)
In the Fourier domain this is:
Y (f) =
kI + kQ
2
X(f) +
kI − kQ
2
X∗(−f) + E(f) (5)
The second term of the above equation is the result of path
mismatch. It causes both signals and quantization noise in the
image band to alias into the desired signal band. In quadrature
modulators this is highly unwanted since quantization noise is
not attenuated in this image band. Next to this folding problem,
also the DAC mismatch noise E(f) may corrupt the correct
operation of the multibit Σ∆ ADC.
In the next section the above folding problem will be
tackled. Later on, in section V, we will ensure that meanwhile
E(f) exhibits low power in the signal band.
IV. A COMPLEX DAC
In Fig. 2 two separated real DAC structures, one for the
I-path and one for the Q-path, are used to give the desired
feedback. As shown in Fig. 4, these two DACs could be
merged into one complex DAC structure [4]. Now, there is
only one DAC bank with 2N unit DAC elements, instead of
two separated DAC banks, with each N unit DAC elements.
}
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Fig. 4. Two real DACs merged into one structure
The block diagram of this complex DAC in Fig. 4 is
the same as its real counterpart (Fig. 3). However, now the
input x[n], the outputs yi[n] and y[n] and even the selection
signals xi[n] are complex [1]. Moreover, each of the 2N unit
DAC elements can be selected in three different ways. If the
selection signal xi = 1, the unit DAC element is selected ‘I’
and gives a feedback signal to the I-path. When xi = j, the
unit DAC element is selected ‘Q’ and gives a feedback signal
to the Q-path and when xi = 0, the unit DAC element is
unselected and generates no feedback signal. So:
yi[n] =


1 + i if selected ‘I’ (xi[n] = 1)
j(1 + i) if selected ‘Q’ (xi[n] = j)
0 if unselected (xi[n] = 0)
(6)
If all the unit DAC elements are of a common pool and both
the I and Q signals are treated in the same way, the difference
between the I- and Q-path vanishes and kI equals kQ. With
this technique, path mismatch and its corresponding problems
are avoided. So, equation (4) becomes:
y[n] = kx[n] + e[n] (7)
The remaining problem, DAC mismatch noise e[n], will be
tackled next.
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V. A COMPLEX, TREE STRUCTURED DAC
In order to achieve QBP mismatch noise shaping, a new
element selection logic is introduced. We will discuss how
the ESL maps the input sample x[n] to multiple output bits
xi[n]. The fact that there exist different sets of xi that comply
with (1), provides the necessary freedom to shape the power
of the DAC mismatch noise e[n] out of the signal band.
A. Architecture
The proposed DAC architecture is shown in Fig. 5 which is
a complex, tree structured DAC. For example, an architecture
with four complex, unit DAC elements is shown but this can
easily be generalized to any number 2b of unit DAC elements.
This complex, tree structured DAC is an extension of the real
version [3] but exhibits some pronounced differences. Next to
the fact that every signal must be interpreted as a complex
value, the switching logic is different, as will be shown later.
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Fig. 5. Tree structure of a complex, mismatch shaping DAC
The ESL consists of b (2 in Fig. 5) layers of switching
blocks Sk,r , where k and r denote the layer number resp.
the position within the layer. Each switching block Sk,r
has a single input xk,r [n], a top output xk−1,2r−1[n] and a
bottom output xk−1,2r [n]. The input/output relationship of the
switching block Sk,r is given by:
xk-1,2r-1[n] = 12 (xk,r [n] + sk,r[n])
xk-1,2r[n] = 12 (xk,r [n]− sk,r[n])
(8)
where sk,r[n] is denoted as the switching sequence.
As shown in [3], the DAC mismatch noise e[n] is a linear
combination of the switching sequences sk,r [n]. So, if each
switching sequence is calculated as a Kth order shaped
sequence that is uncorrelated with the sequences of the other
switching blocks, then the DAC noise will be a Kth order
shaped sequence.
In order to obtain QBP shaping, a QBP shaper (Fig. 6) is
used to calculate the switching sequences. Essentially, it is a
discrete time QBP Σ∆ modulator with no input signal and
where the quantizers are replaced by a limiter. The limiter
tries to follow its inputs (svIk,r[n], sv
Q
k,r[n]) while forcing its
outputs (sIk,r[n], s
Q
k,r[n]) to fulfill certain constraints. These
constraints are required to result in a correct operation of the
tree structured DAC and will be discussed next. Similar to the
quantizer it replaces, the limiter can be viewed as an additive
error L(z) = LI + jLQ, leading to the linear model of Fig.
6 on the right. The loopfilter H(z) ensures that this additive
error is shaped in order to the obtain desired shaping of sk,r[n].
-
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Fig. 6. QBP shaper and its linear model.
B. Constraints
Galton presented in [3] a set of constraints for sk,r[n] to be
satisfied in case of a real tree-structured DAC. For a complex
DAC these constraints must be applied, in the first place, on
both real () and imaginary () part. This is obvious, since a
complex DAC should be able to process pure real or imaginary
signals. Hence, a correct operation requires at least:
(sk,r [n]) =
{
even if (xk,r [n]) is even
odd if (xk,r [n]) is odd (9)
(sk,r [n]) =
{
even if (xk,r[n]) is even
odd if (xk,r[n]) is odd (10)
and
|(sk,r [n])| ≤ min{(xk,r[n]), 2k −(xk,r [n])}
|(sk,r [n])| ≤ min{(xk,r[n]), 2k −(xk,r [n])}
(11)
for every k and r. The two constraints (9) and (10) ensure a
correct integer result for the division by two in eq. (8). The
constraint (11) makes sure that both real and imaginary part
of the two outputs of each switching block are in the range
of {0, 1, ..., 2k−1}. The latter is the expansion of the Number
Conservation Rule formulated in [3].
However, this naive condition extension of the real tree
structured DAC is inadequate and additional restrictions are to
be set. For example, when x1,1[n] = 1+j then s1,1[n] = 1+j
satisfies the above conditions, however with (8) this choice
results in x0,1[n] = 1 + j. In other words, the first unit
DAC is selected ‘I’ as well as ‘Q’ at the same time which
is impossible. In general, since x0,i is limited to {0, 1, j}, the
sum of the real and the imaginary part of both outputs of the
switching block Sk,r[n] must be in the range of {0, 1, ..., 2k−1}
and not only the real as well as the imaginary part of it. Hence,
it is required that:
|(sk,r [n])+(sk,r[n])| ≤ 2k−(xk,r [n])−(xk,r[n]) (12)
The implementation of the above conditions (9), (10), (11)
and (12) in a general sense is rather hardware expensive. The
following proposed conditions fulfill the above constraints and
are more restrictive than necessary but simplify the hardware
of the switching block significantly:
sk,r[n] =


0 if (xk,r [n]) & (xk,r [n]) are even
±1 if (xk,r [n]) is odd & (xk,r [n]) is even
±j if (xk,r [n]) is even & (xk,r [n]) is odd
±1∓ j if (xk,r [n]) & (xk,r [n]) are odd
(13)
Based upon the state variables svIk,r[n] and sv
Q
k,r [n], the lim-
iter will decide whether to use + or - in the above constraints.
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C. The limiter
The limiter tries to follow the state variables svIk,r[n] and
svQk,r[n] while forcing its outputs sIk,r[n] and s
Q
k,r[n] to fulfill
the above constraints (13).
For the limiter, there are two usefull information sequences.
First of all, we have two parity bits which are zero or one in
case xIk,r and x
Q
k,r are even or odd respectively. These parity
bits are important since the if-conditions of the constraints
of (13) are based on the parity of xIk,r[n] and xQk,r [n]. Sec-
ondly, the sign of the state variables svIk,r[n] and sv
Q
k,r[n] is
important, it determines whether to use + or - in (13).
In general, the outputs sIk,r [n] and s
Q
k,r [n] will equal the
sign of their state variables multiplied by the respective parity
bit. However two special cases can occur:
1) In case of a zero state variable, its sign is indefinite and
a choice can be made concerning the appropriate output if the
parity bit is one. This choice can be fixed or a simple dithering
technique, to suppress spurious tones, can be implemented in
the limiter [3].
2) If both real and imaginary parity are odd, a contention
can appear if both state variables have the same sign. In this
case the state variable with the largest absolute value will be
given preferential treatment, if both state variables are equal
then again a choice can be made.
VI. FIRST ORDER fs/4 QBP SHAPER
The structure of Fig. 7, which is a special case of Fig. 6,
calculates the switching sequences so that the DAC mismatch
noise is a first order shaped sequence with a center frequency
of fs/4. The spectrum of sk,r[n] has one zero at j, resulting
in first order fs/4 QBP shaping:
Sk,r(z) = SIk,r(z) + jS
Q
k,r(z) = (1− jz-1)L(z) (14)
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Fig. 7. First order fs/4 QBP shaper and linear model.
With regards to the digital implementation, it can be proven
that the state variables are bounded to {-2, -1, 0, 1, 2} for
an appropriate choice of initial conditions. As a result, the
structure can be implemented with low bit-width logic.
The first order fs/4 QBP tree structured DAC, with 8
unit DAC elements to which a random mismatch of 1% was
assigned, has been simulated. Fig. 8 shows the DAC noise
spectrum. The desired first order shaping is clearly present.
Fig. 9 shows which of the 8 unit DAC elements are selected ‘I’,
which ones ‘Q’ and which ones are unselected: e.g. element
5 is selected ‘I’, ‘Q’ and unselected in the first three samples.
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Fig. 8. DAC noise spectrum with 1% mismatch (8 unit DAC elements).
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Fig. 9. Element selection pattern, light gray = selected ‘I’, dark gray =
selected ‘Q’ and white = unselected.
VII. CONCLUSION
The tree structured ESL has been extended to a complex
DAC structure, in which the I and Q DAC are merged. As
a result, near-perfect I/Q balance is achieved. Meanwhile,
DAC mismatch noise is quadrature bandpass shaped. As a
validation of the presented technique, the first order fs/4
QBP shaper has been presented, simulated and discussed.
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